Abstract
I. INTRODUCTION
The SLD is a large detector for high-energy colliding beam experiments, scheduled to go into place at. SLAC at the end Of lggo. The wlc (Warm Iron Calorlmeter) is one of many detector subsystems; it is used for muon identification and calorimetry based on charge measuremerit of signals from limited streamer discharge tubes. The signals are derived from "pads" coupled to the discharge tubes in a complex tower structure which has been described in the literature [l] .
9216 channels of charge-sensitive hybridized preamplifiers followed b analog data storage, digitization and serial readout [2 [ The energy resolution of the calorimeter requires an overall charge measurement accuracy of aboutflO%. The completed system has achieved an accuracy of aboutf5%.
The purpose of this paper is to demonstrate the use of computer simulation techniques in analyzing and characterizing the performance of the linear front-end circuits of the preamplifier. This work permits us to better understand, and hence control, the qualitative and quantitative performance of the overall system. of this circuit important for this paper are:
o The 13 fl series input resistor added to present a nominal 50 fl input impedance for line termination over the frequency of interest.
the overall system using the external voltage ramp, VCAL. It is connected to the circuit input with a FET switch during calibration. o The VTEST input that is used for test purposes, and which can be used to measure the equivalent
The voltage divider at the output, which generates a pedestal of 0.6 V to match to the CDU sampleand-hold circuit Fig. 1 Simulation schematic of the preamplifier. The input current source represents the input charge, while the two voltage sources are used for calibration and VTEST modes. The operational amplifiers are modeled using a Boyle-type subcircuit model. CPAD represents the detector capacitance, which can vary from 1 to 51 nF.
The preamplifier circuit as shown was produced in large quantity, almost 5000 units, as a dual-channel thick-film hybrid in a 15-pin SIP by the Tong Hsing Company in Taipei, Taiwan, based on a design and layout done at SLAC. All resistors were trimmed to &l%, but there was no overall active trimming of gain or peaking time. The acceptance limit for uncalibrated charge gain was f 1 3 % to allow for component variation. Acceptance limit of the 680 pF calibration capacitor was f 2 % . The op-amp as originally specified was the National LF351, although it is likely that the actual chips used in manufacture are of improved performance, namely the LF411. The LF411 will be used thoughout all simulations that follow.
CIRCUIT SIMULATION AND MODELS
The operational amplifiers (type LF411) in the circuit are modeled as subcircuits using a Boyle-type operational amplifier macromodel fier.
where GBW is the gain-bandwidth product of the ampli- and the model predicts a lower niasiriiuin impedance of 105 R versus the measured 150 s2. This discrepancy is largely due t o the simplified representation of tlie out put impedance and the absence of parasitic elements in the Boyle model (such as lead inductance and parasitic capacitance) that would be significant in this 10-100 hIIIz range. T h e unity gain frequency of the preaniplifirr is 600 kIIz, so that t h e major effect of these high-frequcncy resonances involves the interaction of the physical tletector with the input integrator. In our syst>eni the caijacitance of the detector system is in parallel with tlii, input impedance, so that the input detector capacitance doininates the input impedance at this resonancr. For the frequencies where t h e system has gain, t h e r e is very good agreement between the simulation and laboratory measurements. Figs. 4(a) and 4(b) show the simulated and measured transient responses of the amplifier without any input capacitance CPAD. Not.e the 5 p s peaking time i n hoth figures and the excellent agreement for the overall pulse shape. Table I shows t h e sensitivity of tlie system to variations in sampling time relative to the masimiini. 'I-lie required time stability for 1% accuracy is easy to acliicve. Figure 6 presents a family of output waveforms for the system with a fixed 3400 pC input signal, with a pad capacitance of 1, 11, 21, 31, 41 and 51 nF. The simulation results show a variation in peaking time as well as total amplitude. For the 1 n F to 51 nF range example, a time shift of nearly 2 ps is observed. If a fixed 6 ps sampling of 8% would be introduced. Because the peaking time varies from 5 to 7 ps, 6 ps has been selected as an optimum since it minimizes sensitivity to timing variations.
lr. I K P V T C I I X R G E D I S T R I B~-T I O S EFFECTS

VI. EFFECTS OF VARIATION OF DETECTOR CAPACITANCE
---time were used without any correction, errors-in the range such as shorts or opens in the cable; i r e easily detected.
V I I . CALIBRATION PERFORMANCE
The preamplifier incorporates a calibration capacitor which is used to inject a known charge into the system. This calibration system also largely compensates for the peaking time shift demonstrated in the previous section. The calibration capacitor is switched under logic control via a F E T switch. Thus in the calibration mode, this capacitance appears in parallel with the detector capacitance, while it is switched out (FET off) during the normal operation of the system. There is therefore a residual error. The magnitude of this effect is shown in Figure 7 , which shows the residual calibration error as a function of sampling time over the 1 nF to 51 nF range of detector capacitance. This effect is greatest for small detector capacitance. The error introduced at the 6 ps sampling time is seen to be less than 0.4%.
VIII. EFFECTS OF DETECTOR CAPACITANCE ON THE VTEST FUNCTION
The preamplifier includes a VTEST function to measure the attached detector capacitance CPAD and to verify the connections between the preamplifiers and the detector. It can be shown analytically that the peak voltage developed at the preamplifier output is approximately: 
Ix. SUMMARY AND CONCLUSIONS
The use of the computer simulation of the detector/preamplifier combination has been shown to be a reasonably accurate predictor of preamplifier performance, but more importantly has allowed us to demonstrate, analyze and quantify selected aspects of its bekiavior in the system. In particular, this analysis has confirmed wide tolerances on system timing, and has clearly shown that self-calibration can compensate for the effects of large variation in detector capacitance. The selection of 6 ps for fixed time sampling has been shown to be entirely reasonable for this system.
Two discrepancies are to be noted. First, the input impedance determined by the simulation has been shown to be 25% lower in the midband region than measured. This difference is known to be related to the first stage op-amp model parameters. This effect is not critical to the charge measurement and only affects line termination and total charge collection time. Second, the capacitance CPAD, as determined by the VTEST function in the actual system, typically indicates a detector capacitance considerably lower by some 25-35% than that measured by a conventional hand-held digital capacitance meter. Although this discrepancy is not completely understood, it seems quite likely that channel-to-channel capacitive coupling not included in our model is responsible, as VTEST is pulsed for the detector as a whole. Evidence obtained by isolating channels on the detector supports this theory. The simulation model could be extended to include cross-coupling of multiple channels to study this effect.
